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ABSTRACT 
This paper presents a method f o r  verifiing that two 
hierarchical combinatiorial circuits impletnent the same 
Boolean functions. The key iiew feature of the method 
is its ability to exploit the modularity o f t h e  circuits to 
reuse results obtained from one part of the circuits itr 
other parts. We demonstrate the method O I I  large adder 
and multiplier circuits. 
1 INTRODUCTION 
Due to the increase in the complexity of design automa- 
tion tools and the circuits they manipulate, such tools 
cannot in general be assumed to be correct. Instead of at- 
tempting to formally verify the design automation tools, 
a more practical approach is to formally check that a cir- 
cuit generated by a design automation tool functionally 
corresponds to the original input. This paper presents 
a technique for formally verifying that two hierarchi- 
cal combinational circuits implement the same Boolean 
functions. The presented technique can also be used to 
check manual modifications of a circuit to ensure that 
the designer has not introduced errors. Furthermore, the 
technique can be used to solve sub-problems of other 
(higher-level) verification problems. For example, veri- 
fying arithmetic circuits by checking that they satisfy a 
given recurrence equation [6] or verifying the equiva- 
lence of two state machines without performing a state 
traversal [ 161 
In this paper we use a hierarchical model of combi- 
national circuits. Based on this model, we show how to 
propagate a cut through two circuits from the inputs to 
the outputs. The key new feature of the method is its 
ability to reuse previously calculated results in the veri- 
fication. Consider the 4-bit adder in Figure 1. The de- 
scription consists of two cells; a full-adder cell, fa. and 
a 4-bit adder cell, Cbitodder, containing four instantia- 
tions of the full-adder cell and a description of how they 
are interconnected. The traditional way of verifying hi- 
erarchical combinational circuits is to flatten them into 
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Figure 2: nYo 4-bit adders. 
a single block of combinational logic on which the ver- 
ification is performed. In case of complex circuits, this 
method is not feasible. Our method attempts to work 
on one cell, and then reuse information about this cell 
whenever possible. 
The 4-bit adder circuit described above corresponds 
to the top circuit in Figure 2. The bottom circuit in the 
figure is also a 4-bit adder, but with two instantiations 
of two different full-adder cells which negate either the 
inputs or the outputs. 
Our method compares the full-adder from the top cir- 
cuit with each of the two different full-adders in the bot- 
tom circuit and combines the results to prove that the two 
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circuits are indeed identical (except for some negated 
inputs and outputs). The method is automatic as it  re- 
quires no human interaction during the verification pro- 
cess. If the adders in  Figure 2 were larger, our method 
would still only considers two comparisons between Cull- 
adders. The rest of the verification would reuse the com- 
parisons to prove the equivalence. 
1.1 Related Work 
Ordered Binary Decision Diagrams (OBDDsj 131 is a 
data structure for representing Boolean functions. A 
traditional way (if verifying two combinational circuits 
to be equivalent is to build the OBDDs for the circuits 
and check if the outputs have identical rcpresentations. 
The OBDDs represent the functionality of the circuits, 
and some functions have no succinct OBDD rcpresen- 
tation. Therefore it is not always possible to use stan- 
dard OBDD techniques. Other canonical decision dia- 
grams have been proposed for verification of combina- 
tional circuits. One can use other types of decomposition 
rules [ I  I], relax the variableordering restriction [7,9], or 
extend the domains andlor codomains to integers instead 
of Booleans [4]. These extensions are typically targeted 
to solving a particular class of  problems. 
We have studied the combinational logic-level veri- 
fication problem for flat circuits [SI using a graph data 
structure called Boolean Expression Diagram (BED) [ 11 
This approach works well if the two circuits are similar 
in structure. However, if the two circuits are very dis- 
similar in structure, the BED method has the same per- 
formance as OBDD methods. 
Cerny et al. [5 ]  split circuits into cells and each cell is 
described by a relation between the inputs and the out- 
puts of the cell. Using a sweep strategy, they move either 
forwards or backwards through the circuits calculating 
the relations between the circuits along a cut. 
Another approach is a structural method which ex- 
ploits similarities between the two circuits that are com- 
pared by identifying related nodes in the circuits and 
using this information to simplify the verification prob- 
lem ('2, 121. Such techniques rely on the observation 
that if two circuits are structurally similar, they will have 
a large number of internal nodes that are functionally 
equivalent. Eijk and Janssen [17] use the canonicity of 
OBDDs to determined whether one node is functionally 
equivalent to another. 
Kunz et al. [ 13 ]  use recursive learning techniques for 
finding logical implications between nodes in two cir- 
cuits. Combining learning with OBDDs leads to tech- 
niques which can verify larger circuits [151. The learn- 
ing technique is further extended by Jain et al. [IO] and 
by Matsunaga [14], introducing more general learning 
methods based on OBDDs and better heuristics for find- 
ing cuts in the circuits to split the verification problem 
into more manageable sizes. 
The main differences between a11 the methods above 
and our proposed method is that they use a flat circuit de- 
scription while we usc a hierarchical one, and they can- 
not reuse previously calculated results. 
2 HIERARCHICAL COMBINATIONAL 
CIRCUITS 
Most circuit description languages, for example Berke- 
ley Logic Interchange Format (BLIF), contain language 
constructs for modular circuit descriptions. Modules 
may contain other modules yielding a hierarchical de- 
scription. This leads to a model of  hierarchical coiubiua- 
tioual circuits based on cells, instantiations ofcells, and 
connecting wires. There are two types of cells: those chat 
contain instantiations of other cells, coutainer cells, and 
those that contain logic gates, logic cells. Delinition I ,  
2, and 3 define a mathernotical model for hierarchical 
combinational circuits based on these obscrvations. 
Definition 1 (HCC) A hierarchical combinational cir- 
cuit (HCCI is a pair (C, c),  ivhera C is a set of cells 
and c t C is the top cell. 
For examplc, Figure I describes an I-ICC (C, c). where 
C = { ja ,4bi tadder}  and c = 4lritadder. 
Definition 2 (Cell) A cell c has tlze following attributes: 
VUTS(C),  n set qfvariables, 
h ( c )  & Vars(c), a list of input variables, 
Out(c) C Vikrs(c), a list of output variables, 
and either 
Inst(c),  a l ist of instantiations, or 
Pct(c), a list of Boolean functiom In(c)  + B, one 
function for each output. 
Container cells have the Inst attribute while logic 
cells have the Fct attribute. In the 4-bit adder circuit 
in Figure I there are two cells; the full-adder cell, fa, 
and the 4-bit adder cell, 4bitadder. Vam(fa) is the set 
{ ~ u , ~ ~ , ~ ~ , u u , u ~ ) .  In( fa)  is the list [ I U , Z ~ , Z ~ ] ,  and 
Out ( jn )  is the list [uu,u,]. The full-adder cell has the 
Fct attribute; a list with two elements where the first ele- 
ment is the function for the uu output: xu xor xor I:!. 
The 4bitadder cell has the Irist attribute; a list of four 
instantiations of  fa. 
Definition 3 (Instantiation) An instantiation i of a cell 
c has the following attributes: 
cell(i), the cell c of which i is an instantiation, 
par(i), the cell in which i is located (i t Inst(par(i))), 
in(i) C Vars(par(i)), a list of input variables, 
out(i) C Vars(par(i)), a list of output voriables. 
The iustanriatioii i must further. fulrfl the reqriirements: 
lin(i)l = IIn(cell(i))l  arid jout(i)j = IOui(cell(i)l. 
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The topmost instantiation of a full-adder cell i n  the 4- 
hit adderexamplehascell(i) = fa ,par( i )  = /bitadder,  
in(i) = [ s ~ , s z , s a ] , s n d u ~ ~ t ( i )  = [sg rs lo ] .  
The outputs of a hierarchical combinational circuit 
are determined by the inputs. In the case of the 4-hit 
adder, the outputs are the sum of two 4-bit numbers on 
the inputs. We use a relation Rel(c) to capture this rela- 
lion bctween the inputs and the outputs of ii cell c. For 
a logic cell, Rel is determined by the logic of the gates 
(the Fct attribute): 
Rel(c) = A (Out(c)I, @ FCt(C)k). 
(We use characteristic functions to represent relations.) 
The subscript k indicates the kth element in a list. For 
example, Rel ( fa )  is the relation: 
(UO H 2 n  CE 51 @ Z2)  A 
(?AI * (20 A zi) V ($2 A ( 2 0  V 21))).  
For container cells, Rel is determined as: 
Rel(c) = 3w,v. A Rel(cell(i))[Mop], 
where V is the set variables which arc neither inputs nor 
outputs, i.e., 1’ = Vars(c) \ ( In(c)~Oii t (~)) ,  and [ M q ]  
is a renaming of In(cell(i)) and Out(cell(i)) variables 
to in(i) and out( i )  variablcs, respectively. Thc nota- 
tion 3w,v for V = {wl , ’u2 , .  . . , u k }  is shorthand for 
For an IICC (C, c), the relation over the primary in- 
We now dcline apnth and a cot in a cell. 
i € I I w t ( C )  
32J1.302, ’ ’  ’ .3Wn.  
puts and the primary outputs is Rel(c). 
Definition 4 (Path) Fur a container cell c, a path p = 
(PI, .  . . , pn) is U sequence of variables ,from Vurs(c) 
such that for  all k, 1 5 k < n, there exists ail ill- 
stantintion i t Inst(.), such that t in(i) arid 
pk+l E U i l t ( i ) .  
Definition 5 (Cut) A cut IC in a container cell c is a 
set of variables from Vars(c) such tirat nay path p = 
( p , ,  . . . ,pn) through c with p1 E In(c)  and p ,  E 
Out(c) contains exuctly one varinble from the cut IC. 
For both logic and container cells, the input cut is the 
set In(i)  arid the output cut is the set Out(;). 
The set {s3, s4,. . . , sIO} is a cut in the 46itadder con- 
tainer cell. For two cuts in different HCCs we define a 
cut-relation H as a relation over the values of the vari- 
ables in the cuts. 
Definition 6 (Cut-relation) A cut-relation H between 
two cuts IC1 arid Kz in two cells is a relatiori over the 
volcresofthevariablesi~i K I  and K 2 ,  i.e., H C Bxlurca. 
A cut-relation over the input cuts of the two circuits in 
Figure 2 could he: 
( s i  @ ti) A r\ (si H -ti), (1) 
i=O,1,2,5,6 i = 3 , 4 , 7 , 8  
stating that s i  and t.i have identical values for i = 
0,1,2,5,6,  and that si and t i  have opposite values for 
i = 3,4,7,8. 
We call a cut-relation betwcen input cuts in two cells 
for an input 1.e1atio11. Likewise, wc call a cut-relation 
between output cuts for an output relatio~r. 
Given a cut-relation H for two cuts IC1 and IC2, and 
two instantiatioiis i~ and i l  such that the input variables 
of i ,  and il are subsecs of Iil and IC>, respectively, we 
can determinc a relation R,, bctween the input variables 
of i l  and i 2 :  
nin = (31)E(Ic,UIc*)\(ill(il)Uin(iz)).II)[Mapl I (2) 
whcre [Map] is a renaming of i 7 L ( i l ) .  in(ia),  out( i l ) ,  
and out( i2) variables to In(cell(i1)). In(ccll(i2)), 
Oat(cell(il)), and Out(cell(i2)) variables, respec- 
tivcly. 
3 CUT PROPAGATION 
Given two hierarchical combinational circuits I-ICC, 
( C I , ~ )  and HCC2 (C2,cz),  and an input relation Hin, 
the verification problem we consider is to determine 
whether the outputs satisfy a desired rclation H,,,,. Typ- 
ically, Hi,, and fI0,, would represent “the circuits have 
identical inputs and outputs.” 
The verilication algorithm works by propagating a 
cut-relation from the inputs to the outputs. Let HO be 
the input relation Hipa,  a cut-relation bctween the input 
cuts of c1 and ca. We move lheir cut-relation past in- 
stantiations of cells in cL and c2 (assuming that c1 and c2 
are container cells). In each step we calculate a new cut- 
relation, Irk+,, based on the prcvious one, H k .  When 
the cut-relation has reached the outputs, the resulting 
cut-relation, U,,, relatcs the outputs of c1 to the outputs 
ofcz.  If H,, is a subset of Ha,,,, PIn C H,,,t, the circuits 
have the desired output relation. 
3.1 Example 
Before describing the algorithm i n  detail, we give an ex- 
ample to illustrate the basic ideas. Considcr again the 
two different implementations of 4-bit adders in Fig- 
ure 2. The 4-bit adders are dcscribed using s and t vari- 
ables, respectively. The full-adders in  the top circuit are 
described using z (input) and U (output) variables, while 
the full-adders in  the bottom circuit use 1~ and w vari- 
ables. The H ’ s  represent the cut-relations and the verti- 
cal lines indicate the cuts. 
Assume Ifo in Figure 2 is given by (I). We decide 
to move the cuts from the inputs to the outputs one full- 
adder at a time and to move the cuts i n  the two circuits si- 
multaneously. First we calculate the input relation Rin,] 
between the Ieftmost full-adder cell in each of the two 
circuits using (2): 
&,I = (20 @ UO) A (%I @ V I )  A ( 2 2  @ 212). (3) 
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Notice the use of cell variables x and 21 and not instan- 
tiation variables s and t ,  which is important in order to 
recognize this situation in the Future. 
Given R+,,l and the inputloutput relation Re1 for the 
two full-adders, we can determine the relation between 
the outputs (we will show later how to do this): 
 rout,^ (uo U 7210) A (01 U l u 1 ) .  (4) 
We move the cuts and determine the new cut-relation 
H I  based on Rout,l (again, we will show later how to do 
this): 
Hi = Ai=5,6(~i  0 t i )  A (3  
Ai=3,4,7,8,9,1o(~i * -ti) . 
In a similar way we propagate the cuts one step fur- 
ther getting I i 2 :  
HZ = Ai=~,G,li , lz(si  e ti) A Aj=7,8,g(sz * - t i ) ,  
In the third step, we start by finding the input relation 
Ri,,,3: 
Rin,3 = (20 e ?/o) A (2, e ?/I) A ( 2 1  ?/z). 
This is identical to the relation R j < % , l  from the lirst step. 
The full-adders in the third step are also identical to the 
full-adders in the first step, and thus we can immedi- 
ately reuse the output relation Ra.,i,,L instead of calcu- 
lating Rout,3. We update the H2 relation using Rout.l 
and obtain U,: 
H3 = (Sg * T t s )  A (811 H t i l)  A 
(513 H 7t13) A   SI^ 7t14). 
Similarly in the fourth step the input relation is found to 
be identical to that of the second step and the full-adders 
in the second and the fourth step are identical. We update 
the relation IIs.  and get the final output relation I{4; 
H4 = (sg H 7 1 9 )  A ( S i i  & t i l )  A (si3 U 
A (s15 e t15) A (s la  e t16). 
We observe that the sun-bits of the. first and third pair 
of adders have opposite values while the sum-bits of the 
second and fourth pair of adders are pairwise equivalent. 
3.2 Moving Cuts 
We distinguish between two ways of moving cuts: 
Build and Propagate. B u i l d  determines tlic in- 
putloutput relation Re1 for a cell c and uses it to calculate 
the new cut-relation by moving the cut past an instanti- 
ation of cell e. Propagate moves cuts past two cells 
simultaneous by calculating the input relation Rirl be- 
tween the inputs of the two cells and from that calculate 
the output relation no,,$ for the same pair of cells. In the 
example above we only used Propagate. 
Algorithm 1 Prop(H, ci, c2 j  
Algorithm 2 Build(i. H .  IO 
5: relUrll (if ' ,  IC') 
Algorithm 1 shows the pseudo-code for the overall 
algorithm Prop. The iilgorithm moves a cut through 
two container cells by for each step selecting either the 
Build or the Propagate algorithm. In thc example, 
Prop(Ho, /bilodder, ,  4b i tadder2)  calculates the out- 
put relation &, where 46 i tadde~ ,  and 4hitodderz are 
the two different descriptions of 4-bit adders. 
Algorithm 2 shows the pseudo-code for Build. It 
takes three inputs: an instantiation i ,  a cut-relation H ,  
and a cut I<. It is assumed that all input variables for z 
are in the cut. The lines 1 and 2 calculate the inputloutput 
relation for ce l l ( i )  using instantiation variables, line 3 
calculates the new cut-relation, and line 4 calculates the 
new cut. 
The Propagate algorithm shown in Algorithm 3 
considers two cell instantiations at a time; one in each 
circuit. Propagate takes five arguments: two instanti- 
ations i l  and i z .  two cuts I<, and Ka, and a cut-relation 
H over the cuts. The result is il new cut-relation and two 
new cuts. It is assumed that the input variables of the 
cell instantiations il and ia belong to the cuts IC1 and 
K z ,  respectively. 
In line I Propagate calculates, using (Z), the input 
relation Ri, between il and i2  based on the cut-relation 
H .  The input relation Ri,, is describcd in cell variables, 
not in instantiation variablcs. Next, we calculatc the out- 
put relation R,,,, for i l  and il, If we have previously 
propagated a similar cut past the same cells, we rcuse the 
previous rcsult (line 3). Otherwise we have two ways of 
calculating RotLt. If both i i  and i a  are instantiations of 
container cells, wc can propagate the cut through these 
instantiations (linc 5) by calling Prop, which allows us 
to use Propagate on the container cells. Alternatively, 
we compute Rolbt from the inputloutput relation Re1 for 
each of the instantiations ii and i2  (line 6) .  This resem- 
bles calling B u i l d  twicc. The rest of the algorithm u p  
dates lhe cuts and calculates the new cut-relation. 
In the example, we calculated (4) i n  line 6 and we 
calculated the updated cut-relation H I  ( 5 )  in line 10. 
3.3 Build vs. Propagate 
Build works by constructing a representiition of thc in- 
puthutput relation for a cell which is used to update the 
cut-relation H .  Such a relation captures thc functioniility 
of the cell. Using Build on the top cell corresponds to 
the standard verification mcthod of building the OBDD 
for the entire circuit. While this works wcll for smaller 
circuils, the OBDDs tend to become quite l u g e  for more 
complex circuits. 
Propagate works by moving a relation between in- 
put variables of two cells to a relation bctween output 
variablesof thesaine two cells. In caseofcontainercells, 
Propagate moves thc cuts one step at a time past in- 
stantiations of cells in thc container cells. It avoids con- 
structing ail OBDD for the functionality of a cell as long 
as possible. For logic cells i t  is necessary to construct 
such an OBDD. However, this OBDD rcpresenls only 
the functionality of a parl of the circuit, no1 the whole 
circuit, and it is therefore more manageable. 
The use of Propagate may cause loss of infor- 
mation since it  q u i r e s  contruction of thc input rela- 
tion Rin between the cell inputs. Consider the two 
equivalent circuits in Figure 3. The input cut for the 
top circuit is K1 = {so,.sl} and for the bottom cir- 
cuit i t  is Ii2 = {t l l , t l ) ,  Let Ho be the cut-relation 
(so # to)  A (s i  .3 t ~ )  whencalling Propagate. We 
want to move the cuts pas1 the negation cells. Thc new 
cuts contain the variables SI and sz. and t o  and t a ,  We 
$0 +q-+ $3
I 
IO  -4 I I *  
X O I  13 
11 
lrigure 3: Two combinational circuits. The rclation E o  bc- 
tween the wircs in llic inpit  cuts is ( S O  e t o )  A (SI U t l ) .  
build the input relalion Ri, for thc two negation cells: 
Iz in  = ( 2 t ~ ~ [ l ~ , ~ ~ ~ * j \ ( ~ , ~ ( i , j ” ~ ~ , , [ i ~ j ) . H ~ ) [ ~ ~ ~ ~ I  
= 
= t m c  , 
( 2 t J ~ { , q ~ , t . ~ } . ( S o  H to) A (SI e ~ I ) ) [ M W ]  
where i l  and i a  are instantiations of thc two ncgalion 
cells. In this case Ri,, cvaluates LO true, meaning that 
the inputs arc unrelaled; knowing the value of .so does 
not imply a particular calue of ti, i.e., they are unrelated. 
Ri,, = true results in IfI also being true and not the 
expected (SI # +) A ( 7 s ~  # t o ) .  
The problem is that No does not relate the cut vari- 
ables so and ti.  In general we can state that Propaga- 
te(il,ia, H, K l ,  K z )  works without loss ol‘in€orination 
if the cut-rclation II can be split i n  two parts: onc part 
containing thc variables in M = / n ( i l )  U i r r ( i 2 )  ilnd m c  
part containing the remaining variables: 
H * ( ~ M . H )  A ( ~ ~ ~ J G ( I < ~ U K ~ ) \ M . H )  (6) 
If N can be written as in  (G), Propagate determines 
thc exact cut-relation H’. Othcrwise, it gives a conser- 
vativc approximation to thc output relation 11,,,,,1 i 
KZ,,,.,, . 
4 EXPERIMENTAL RESULTS 
To test the proposed method, we have iinplcmented it LIS- 
ing OBDDs to rcpresent the characteristic functions of 
relations. The canonicity allows us tci recognizc mem- 
orized results (linc 2 in algorithm 3) in constant time. 
We have built hierarchical adder and multiplier circuits 
ofdiffcrcnt sizes. Each n-bit adder coiisists of two n / 2 -  
bit adders. We built one series of adders using the full- 
adder cells from Figure 1 ,  and another series of adders 
using two different typcs of full-adder cclls: onc full- 
addcr outputting a negated carry-out, and onc receiving 
a negated carry-in signal. The verification task is to ver- 
ify that given idcntical inputs, the iiddcrs from the two 
series have identical outpuls. Thc left parl of‘ Table I 
shows the runtimes fur this experimcnt. The strategy 
for moving cuts was to use Propagate whcnever II 
can be written as in  (6), otherwise we use Bu i ld .  Be- 
cause of the reuse of previously calculated results, we 
only apply Propagate a number of times proportional 
to log,(n,) for la-bit adders. 
Using standard OBDD techniques, i t  is possible to 
get results comparable to those in Table I for the veri- 
fication of adders since the addition function has a small 
OBDD representation (when using an appropriate vari- 
able order). However, OBDDs arc very sensitive to the 
chosen variable ordering, and using a bad variable or- 
der rcsults in OBDDs of size exponential inn making it 
infeasiblc to build the OBDDs for the adders. Our pro- 
posed method is no1 sensitive to the variable ordering of 
the adders as we never build OBDDs representating the 
functionality of the circuits. 
Table 1: Runtimes in  seconds on a 500 MHz Digital Alpha to 
vcrify pairs of hierarchical addcrs (left) and pairs o l  hicrerchi- 
CBI multipliers (right) against each other. 
Adder Runtime 
[bits] Isecl 
64 0.2 
128 0.3 
256 0.5 
512 0.8 
1024 1.6 
Mulliplicr Runtime 
[hits] ]sec] 
32 2.9 
64 14.6 
I26 87.4 
256 649 
We tested the sensitivity to errors of the cut- 
propagation method by introducing errors into the adders 
by switching wires around close to the leaves and close 
to the root in the hierarchy - errors typically arising if 
wrong parameter lists are given in the circuit descrip- 
tions. None of the modilications cause the runtimes to 
increase significantly. 
While adders are easy to handle using OBDDs, mul- 
tipliers are notoriously difficult. We construct multipli- 
ers as series of adders and shifters. From thc two dif- 
ferent types of adders in thc previous experiment, we 
create two different types of' multipliers. The verifica- 
tion task is to vcrify the pairwise equivalence of outputs 
given the pairwise equivalence of inputs. One complica- 
tion is that the outputs o f a  multiplier are not unrelated. 
For example, it is not possible fur all outputs to be 1 si- 
multaneously '. When calculating the cut-relations, such 
restrictions are included in the relations. This means 
that the cut-relations contain more information than we 
need. Repeated use of Propagate, even whcn the cut- 
relation cannot be written as 6 and thus Propagate 
causes loss of information, turns out to be exaclly what 
is needed to "forget" this extra information. The right 
part of Table 1 shows the results from running the multi- 
plier experiments. 
5 CONCISJSION 
Wc have presented a method based on  cut-propagation 
for obtaining a rclation between the outputs of two hier- 
archically specified combinational circuits. The key new 
feature of the method is it ability to exploit the hierar- 
chy in the circuit description to reuse previously calcu- 
lated results in thc verification. We have demonstrated 
the power of the method by verifying large adders and 
multipliers. 
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